Katalyst CRO
Linkedin · Posted 9d ago
Embedded Software Design and Verification Engineer
Continue to application
Add your email once, then Caio opens the original posting.
Indexed description
Roles & Responsibilities
- Software Development Lifecycle (SDLC) per DO-178C DAL A Safety Critical Standards
- Software Requirement Capture & Analysis
- Software Architecture & Design
- Traceability
- Updating Source Code to DO-178C
- SDLC Reviews
- DAL Level A Software Development Lifecycle Documentation
- Protocols - Ethernet, SPI, RS485, CAN, I2C, Pre-SOI Audit Experience
- Design Analysis & Report Preparation, Resolving issues
- DOORS, Git, Matissa, MS Visio, AMD Vitis, ARM C Compiler, Lauterbach Trace32
- Test Scripting and Test Procedures
- Technical knowledge related to FPGA verification and debugging
- Excellent hardware and software debugging skills
- 7+ Years' Applicable experience
Create a free Caio profile to unlock more results and save your role and location preferences.
Unlock free search
Want help applying to roles like this?
Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search