Back to search
MediaTek Linkedin · Posted 17d ago

Senior Design Engineer - Die-to-Die Interface

Taipei

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

Job Description

  • Develop Die-to-die and UCIe digital IP for HPC SOC. 2. Integration of D2D controller and PHY to timing closure and DFT. 3. Define interface specifications, creating comprehensive verification plans, and support integration and physical implementation. 4. Work closely with multiple teams such as mixed mode designers and Firmware engineers.

Main Requirements and Qualifications

  • 1. Master degree in electrical engineering or computer engineering.
  • 2. 5+ years of experience of digital design and verification.
  • 3. Familiar with digital design and integration flow.
  • 4. Familiar with UCIe standard and design is preferred.
  • 5. Familiar with AMBA protocols and design, particularly AXI and CHI, is preferred.

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search