NXP Semiconductors
Linkedin · Posted 12d ago
Sr. Lead ASIC design Engineer - Digital Design
Continue to application
Add your email once, then Caio opens the original posting.
Indexed description
- Key Responsibilities
- Define and implement hardware architectures optimized for AI inference SOC's
- Contribute to micro-architecture definition and evaluate design trade-offs for complex SOC including custom-ISA based processors, high-speed interconnects & high-bandwidth IO's
- Own features end-to-end: specification → RTL → integration → synthesis → debug
- Collaborate with physical design teams on synthesis, timing closure, and power optimization.
- Collaborate with verification team to ensure design correctness.
- Work with architect engineers to model workloads, analyze performance bottlenecks, and validate AI inference use cases.
- Required Qualifications
- 7+ years of experience in ASIC/SoC RTL design
- Strong Verilog/SystemVerilog coding skills
- Solid understanding of synthesis, timing, and power analysis
- Experience with Lint/CDC/RDC flows
- Strong debugging and root-cause analysis capability
Create a free Caio profile to unlock more results and save your role and location preferences.
Unlock free search
Want help applying to roles like this?
Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search
