Back to search
IC Resources Linkedin · Posted 25d ago

Physical Design Engineer

United Kingdom

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

CPU Physical Design Engineer - Cambridge


A leading innovator in next-generation compute architectures, developing high-performance, power-efficient CPU technology on the most advanced process nodes, is looking for an experienced Physical Design Engineer to join its growing team. You will play a key role in the implementation of cutting-edge CPU IP within a world-class engineering organisation.


This is an opportunity to work alongside highly experienced engineers on complex CPU cores, contributing to the full physical design flow while helping to drive methodology improvements and achieve industry-leading PPA targets on advanced technology nodes.


In this role, you will:

  • Drive the physical implementation of advanced CPU blocks from synthesis through to sign-off
  • Take ownership of key physical design activities including floorplanning, power planning, placement, clock tree synthesis, routing and physical verification
  • Work closely with RTL, architecture, STA and methodology teams to optimise designs for performance, power and area
  • Analyse and resolve timing, congestion, power and DRC/LVS issues throughout the implementation cycle
  • Develop and enhance automation, flows and methodologies using TCL, Python or Perl scripting
  • Support design closure across advanced process technologies and contribute to best practices for future projects
  • Collaborate with cross-functional teams to deliver high-quality silicon on aggressive project schedules


Ideal background

Candidates are likely to have:

  • A degree in Electrical/Electronic Engineering, Computer Engineering or a related discipline
  • Strong hands-on experience in Physical Design for complex ASIC or CPU/SoC designs
  • Experience across the full implementation flow including floorplanning, place and route, CTS and physical sign-off
  • Familiarity with industry-standard EDA tools such as Innovus, ICC2, Fusion Compiler or equivalent
  • Good understanding of timing closure, power optimisation and physical verification methodologies
  • Strong scripting skills with TCL, Python or Perl


This position offers the opportunity to work on industry-leading CPU technology, advanced

process nodes and challenging technical problems within a highly respected engineering environment.


Email - [email protected]

Tel - 01189073075

LinkedIn - https://www.linkedin.com/in/jordan-browne-b4a08b20b/

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search