Back to search
IC Resources Linkedin · Posted 23d ago

Digital ASIC Design Engineer

Spain

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

Digital ASIC Design Engineer - Barcelona


Exciting opportunity to work on the latest cutting-edge technology in the semiconductor industry.

In this new role as senior digital design engineer you will have the opportunity to contribute to advanced technology nodes, consisting of RISC-V designs, CPU architecture, PCIe protocols and machine learning.


I am looking to speak with senior digital design engineers - who have experience of, or an interest in:


  • Degree in Electronics / Microelectronics or similar field
  • Strong experience in ASIC / FPGA design projects
  • UVM environments & processes
  • System Verilog for IP / SOC design of digital ICs / ASIC IP or chips
  • Complex ASIC/FPGA designs & architecture for advanced technology nodes
  • RISC-V / CPU / GPU knowledge (is a bonus, but not required)
  • PCIe knowledge (also a bonus skill)
  • scripting / coding skills - C/C++, python etc.


***Visa sponsorship and relocation support can be offered if required.


Email - [email protected]

Tel - 01189073075

LinkedIn - https://www.linkedin.com/in/jordan-browne-b4a08b20b/

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search