Back to search
XPENG Linkedin · Posted 23d ago

Turing Chip Project- ASIC Design Engineer

Kuala Lumpur

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

Responsibilities

1.ISP Module RTL Design:Design and implement RTL for one or more blocks in the ISP pipeline under the guidance of senior engineers or the module owner.

2.Micro-Architecture & PPA:Contribute to dataflow, line buffer and caching decisions; support PPA trade-offs across image quality, area, bandwidth and power.

3.Algorithm Mapping & Reference Model Alignment:Work with the algorithm team on fixed-point and hardware-friendly transformations; ensure bit-true alignment between RTL and the reference model.

4.Verification & Bring-up Support:Collaborate with DV on the verification plan and sanity testbenches; assist in silicon bring-up, image-quality debug and RTL ECOs.

5.Quality & Process:Perform code review, Lint, CDC / RDC and basic low-power checks; deliver module-level design documentation.


Requirements

Basic:

1.BS or above in Microelectronics / EE / Communications / CS or related field.

2.3+ years of digital IC front-end experience, including 1+ year on ISP modules.

Proficient in Verilog / SystemVerilog; familiar with SVA.

3.Hands-on with mainstream EDA tools.

4.Familiar with AMBA protocols\ISP Domain

5.Solid understanding of the camera imaging pipeline and the role of each stage.

6.Familiar with mainstream CFA patterns and their processing differences.

7.Able to discuss fixed-point precision, error accumulation and line-buffer trade-offs with algorithm engineers.


Nice to Have

1.Exposure to AI-ISP or CNN-based imaging algorithms.

2.Familiarity with MIPI CSI-2 and mainstream sensor RAW characteristics.

3.coding skills for reference-model work.

4.Experience with commercial or in-house ISP IP.


XPENG offers:

  • An interesting, unique and very varied job at XPENG
  • A job with an incredibly large contact surface both internally and externally
  • An attractive salary package incl. pension and with the possibility of a bonus
  • To be involved in the growth of an existing EV brand in Europe


Next steps:

For more information on how we process your personal data, please see: https://www.xpeng.com/policy


As part of our application process, certain positions at our company require a pre-employment screening to ensure the reliability and integrity of our employees. This screening is a standard procedure and may include components such as a Criminal Background Check from your current or previous country of residence over the past five years. Additionally, the process may involve an integrity questionnaire, verification of identification, diplomas, work experience, and consultation of the central insolvency register.


We appreciate your understanding and cooperation in this important matter, as it helps us maintain the high standards expected by our team.


Our Commitment to Diversity and Inclusion:

At XPENG, we’re an equal-opportunity employer that values diversity and positively encourages applications from suitably qualified and eligible candidates regardless of race, religion, sex, national origin, gender, sexual orientation, age, marital status, disability status or other applicable legally protected characteristics.

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search