Back to search
IC Resources Linkedin · Posted 10d ago

Senior Custom Design Engineer

Switzerland

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

My client is seeking a highly skilled and experienced Senior Custom Design Engineer to join their innovative team in Zürich, Switzerland. This role offers a unique opportunity to design and deliver high-performance, low-power SRAM and custom-digital sub-systems that form the backbone of cutting-edge compute-in-memory technology. The successful candidate will play a pivotal role in architecture, circuit implementation, verification, and silicon correlation for advanced nodes, including sub-5 nm technologies. This is a challenging and rewarding position for a professional with a passion for advanced circuit design and optimisation.

Responsibilities

As a Senior Custom Design Engineer, your key responsibilities will include:

  • Designing and verifying embedded SRAM or custom digital blocks, such as caches, register files, datapath, and datapath-adjacent interfaces
  • Optimising performance, power, and area (PPA) on advanced nodes, addressing variation and stability closure, corners, Monte Carlo simulations, and power reduction
  • Defining clean digital boundaries and timing budgets to ensure seamless integration into a digital-on-top flow
  • Planning and executing silicon correlation, including bring-up, characterization benches, analysis of ATE data, and resolving errata
  • Collaborating with layout teams on floorplanning, guarding, shielding, and routing topology, as well as resolving EM/IR issues
  • Enhancing methodologies through scripting for characterization, regression, and reporting (using Python or Tcl), and contributing to specifications, checklists, and reusable collateral

Qualifications

To be successful in this role, you should possess the following qualifications:

  • A Master’s or PhD degree in Electrical or Computer Engineering
  • A minimum of 5 years of experience in custom digital, analog, or SRAM design
  • Proven ownership of complete design cycles for sub-blocks
  • Strong expertise in high-performance and low-power circuit design on FinFET nodes, including bitcell stability and periphery trade-offs
  • Excellent communication skills with the ability to define and articulate clear interfaces and constraints across teams
  • A self-directed, organized, and delivery-oriented approach to work

If you are a motivated professional with a passion for innovation and excellence in custom design engineering, we encourage you to apply for this exciting opportunity. Join us in shaping the future of compute-in-memory technology!

For more information and to apply, please contact Ane @ IC Resources with your CV and a time for a short initial call.

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search