Back to search
IC Resources Linkedin · Posted 5d ago

R&D Analog IC Design Engineer

Switzerland

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

I am exclusively recruiting for an R&D Analog IC Design Engineer to join my client’s Advanced R&D team in Switzerland. This is a research-focused position for an engineer who enjoys developing new circuit concepts and solving challenging problems in high-speed semiconductor design.


The role will involve working on advanced analog and mixed-signal circuits, with significant involvement from early research and architecture through to circuit design, verification and silicon bring-up.


Responsibilities:

• Researching and developing new analog and mixed-signal circuit concepts for high-speed applications

• Exploring new architectures and approaches to solve complex circuit and system-level challenges

• Designing and verifying high-speed and high-precision circuits using advanced semiconductor technologies

• Developing circuit specifications, models and simulation environments

• Performing pre-layout and post-layout verification, including variation aware analysis

• Working closely with architects, modelling engineers, layout engineers and system designers

• Supporting lab bring-up, silicon debugging and circuit characterisation

• Producing technical analysis and documentation around new concepts, modelling, design and verification


Background:

• 5+ years of analog or mixed-signal IC design experience

• Strong high speed design experience, ideally with SerDes, transceivers, PLLs, CDRs, ADCs, DACs or related circuits

• Experience designing in advanced semiconductor nodes, particularly FinFET technologies such as 16nm, 14nm or 7nm

• Experience developing new circuit concepts rather than working purely within established design methodologies

• Strong understanding of modelling, simulation, signal integrity, signal processing or communications

• MSc or PhD in Electrical Engineering, Electronic Engineering or a related subject

• Experience with Cadence Virtuoso and Spectre or HSpice, with knowledge of physical verification and parasitic extraction


This position is particularly suited to someone who enjoys research and innovation. My client is looking for an engineer who can take a technical problem, investigate different approaches and turn new ideas into practical circuit concepts.


You will be expected to spend a minimum of 3 days per week on-site in Switzerland.


Get in touch with Parm Shergill for more information.

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search