Back to search
OMNIVISION Linkedin · Posted 5d ago

ISP RTL Design Engineer

Singapore

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

Responsibilities

  • Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
  • Verify Logic at ISP level and Digital System level
  • Optimize Design for less gate count and low power consumption
  • Drive ISP Design activities in close collaboration with ISP Algorithm Team


Qualifications

  • Minimum MSEE, or BSEE, or related/equivalent discipline
  • Experience / knowledge in RTL, C/C++ programming and verification
  • Strong debugging and problem-solving skills
  • Good communication and interpersonal skills
  • Result oriented and embrace change behaviours
  • C++/SystemC knowledge with High Level Synthesis experience is a plus.
  • Experience / knowledge in CMOS Image Sensor is a plus
Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search