Espressif Systems
Linkedin · Posted 16d ago
Digital IC Design, Graduate Engineer
Continue to application
Add your email once, then Caio opens the original posting.
Indexed description
Job Responsibilities
- Micro-architecture & RTL development for Al compute subsystems
- Analyze performance, power, and area (PPA) to deliver high-performance compute within strict cost and energy budget
- Collaborate with verification teams to execute module-level and system-level validation
- Support driver development, debugging, and technical documentation throughout the project life cycle
Job Requirements
- Bachelor's degree or above in Electrical Engineering, Computer Engineering or related fields
- Strong grasp of digital-circuit fundamentals and a keen eye for performance, power, and area trade-offs
- Solid knowledge of computer architecture, neural-network processing, bus architectures, and memory systems
Create a free Caio profile to unlock more results and save your role and location preferences.
Unlock free search
Want help applying to roles like this?
Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search