Senior Verification Engineer
Indexed description
Arm Senior Verification Engineer YesterdaySaved Hybrid Raleigh, NC, USA 162K-219K Annually Senior level 162K-219K Annually Senior levelArtificial Intelligence • Internet of Things • SemiconductorSenior Verification Engineer responsible for verifying sophisticated Arm SoC compute subsystems. Duties include reviewing architecture, creating verification strategies and test plans, developing SystemVerilog and Verilog testbenches, debugging failures, and verifying PCIe/CXL, DDRx/LPDDRx, and HBM integrations. The role contributes to verification methodology improvements, performance verification, cross-team design collaboration, project planning, and mentoring junior engineers. Experience with low-level C and Assembly programming is required, while formal verification, scripting, power-aware verification, and emulation experience are preferred.Top Skills: Arm System ArchitectureAssemblyCClock Domain Crossing VerificationCxlDdrxEEmulation PlatformsFormal VerificationHbmLpddrxOvmPciePerlPower-Aware VerificationPythonRtlSocSystemverilogUvmVerilog Hdl
Create a free Caio profile to unlock more results and save your role and location preferences.
Unlock free search