Back to search
Kishonti Ltd. Linkedin · Posted 1mo ago

Silicon Design Engineer (ASIC Physical Design)

Middelburg, Mpumalanga, South Africa

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

Role OverviewWe are looking for an exceptional Silicon Design Engineer to help to build a new generation of hardware accelerators. Our compute architecture and RTL are already functionally verified, and we need an engineer who can take the design from Verilog to GDSII and ultimately to working silicon. The role begins with a 28 nm test chip and will evolve into larger production devices.Key Responsibilities

  • Own the complete RTL-to-GDSII implementation flow, including synthesis, floor-planning, power planning, clock-tree synthesis, place-and-route, timing closure, physical verification, and sign-off
  • Integrate the accelerator with SRAM macros, clocking, reset, pad ring, JTAG/DFT infrastructure, and third-party IP such as DDR/LPDDR or USB PHYs
  • Collaborate with FPGA and architecture engineers to prepare tapeout-ready designs
  • Coordinate foundry deliverables, MPW submissions, and post-silicon bring-up
  • Help define the physical implementation strategy for future generations of our accelerator chip

Minimum Qualifications

  • Participated in at least one successful ASIC tapeout resulting in working silicon
  • Strong hands-on experience with RTL-to-GDSII implementation using industry-standard EDA tools
  • Experience with synthesis, STA, place-and-route, DRC/LVS, IR-drop and power integrity analysis
  • Strong SystemVerilog knowledge and experience integrating both soft RTL and hard IP
  • Familiarity with timing constraints and physical design trade-offs

Preferred Qualifications

  • Experience with TSMC 28 nm or more advanced process nodes
  • Experience with MPW/shuttle programs and foundry interactions
  • Experience integrating DDR/LPDDR, PCIe, USB, or Ethernet IP
  • Background in DSP, CPU, GPU architectures or RISC-V SoCs
  • Familiarity with DFT, scan insertion, and post-silicon debug

Benefits

  • Competitive Salary: A top-tier compensation package tailored to your experience and the global market
  • Ownership Stake: Employee Share Options (ESOP), allowing you to directly benefit from the company’s long-term growth and success
  • Professional Growth: Access to International Conferences (US, Europe, and beyond) to stay at the forefront of your field
  • Career Development: Structured Career Building Plans with clear milestones and the support needed to transition into leadership or specialized roles
  • Premium Mobility: A Company Car provided as part of your compensation package (subject to role/seniority level)
  • Daily Perks: Complimentary lunch, snacks, and premium coffee to keep you fueled throughout the day
  • International Environment: The opportunity to work in a truly global setting with sister companies in the US and EU
Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If repetitive applications get heavy, Managed Job Search adds supervised execution for $99/month.
View Managed Job Search