Sr. Staff Engineer - Digital Design Verification
Indexed description
Ambiq Sr. Staff Engineer - Digital Design Verification YesterdaySaved Easy Apply In-Office Austin, TX, USA Easy Apply Senior level Senior levelHardware • Internet of Things • Software • Wearables • SemiconductorOwn end-to-end digital design verification for complex SoCs at block, subsystem, and full-chip levels. Develop UVM/SystemVerilog testbenches, verification plans, constrained-random and directed tests, scoreboards, coverage models, and C/C++ SoC validation libraries. Automate regressions and reporting, debug failures, perform root-cause analysis, and collaborate with architecture, design, and software teams. The role requires managing verification milestones, risks, and deliverables through multiple successful tape-outs.Top Skills: AhbAmbaApbArmAxiCC++Code CoverageConstrained-Random VerificationDmaFunctional CoverageMakefilePerlPythonRisc-VScoreboardingSocSystemverilogUvmUvm-Based TestbenchesVerilog
Create a free Caio profile to unlock more results and save your role and location preferences.
Unlock free search