DFT Verification Engineer
Indexed description
We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. We are now looking for a DFT Verification Engineer in our Taiwan, Taipei/Hsinchu Office!
What You’ll Be Doing
- Verify our custom analog macros.
- Partner with Design, Integration and TE teams to determine verification scope, develop strategies, implement test planning, and verify designs at IP level, cluster level, and full chip level
- Collaborate with CAD team to optimize & smooth our simulation flow
- Generating test patterns and perform chip bringup
- Master degree of Electrical Engineering/Computer Engineering/Computer Science
- 3+ years of DFT or design experiences
- Strong debugging and analytical skills with RTL/Gate-level design tracing(Verdi) and verification simulation tool(VCS).
- Familiarity with SOC basic architecture(clock,reset,power rail,IO pad,package)
- Understanding of Design for Testing including Scan/ATPG/BIST/JTAG is a plus
- Skills of Python/Perl/Tck/C/C++ is a plus
- Fluent English communication is required.
, , JR2020895
Create a free Caio profile to unlock more results and save your role and location preferences.
Unlock free search