Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
Indexed description
BAE Systems, Inc. Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus) Reposted 20 Hours AgoSaved Hybrid Nashua, NH, USA 130K-222K Annually Senior level 130K-222K Annually Senior levelAerospace • Hardware • Information Technology • Security • Software • Cybersecurity • DefenseLead design verification for FPGA signal-processing and control systems: plan and build SystemVerilog/UVM or VHDL self-checking testbenches, create constrained-random metric-driven test plans, collect/analyze coverage, develop reusable VIP, mentor engineers, lead DV teams, and improve verification processes.Top Skills: AsicBitbucketC++CadenceDigital Signal ProcessingFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVerification IpVhdl
Create a free Caio profile to unlock more results and save your role and location preferences.
Unlock free search