Back to search
Micron Technology Builtin · Indexed 2026-07-09

New College Grad - Design Engineer, Circuit Design

San Jose, CA, USA 83K-170K Annually

Senior level Builtin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

Micron Technology New College Grad - Design Engineer, Circuit Design Reposted 10 Hours AgoSaved In-Office San Jose, CA, USA 83K-170K Annually Senior level 83K-170K Annually Senior levelArtificial Intelligence • Hardware • Information Technology • Machine LearningThe Staff Engineer will design, simulate, optimize, and verify NAND Flash circuits while collaborating on architecture evaluation and analysis for performance and reliability.Top Skills: C++CadenceCmosHspicePerlPythonVerilog

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If CV tailoring and application tracking get heavy, Full Caio Agent adds a human specialist.
View Full Agent