Back to search
Micron Technology Builtin · Indexed 2026-07-06

DFT Engineer (Design for Testability) - Staff

Richardson, TX, USA

Senior level Builtin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

Micron Technology DFT Engineer (Design for Testability) - Staff Reposted 10 Hours AgoSaved In-Office Richardson, TX, USA 5-5 Annually Senior level 5-5 Annually Senior levelArtificial Intelligence • Hardware • Information Technology • Machine LearningResponsible for defining and integrating Design for Test (DFT) architectures for High Bandwidth Memory (HBM) products, ensuring robust test coverage while collaborating across multiple teams to deliver quality solutions.Top Skills: Computer EngineeringDft ArchitecturesElectrical EngineeringRtl DesignSystemverilogVhdl

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If CV tailoring and application tracking get heavy, Full Caio Agent adds a human specialist.
View Full Agent