Hardware Engineer
Indexed description
IMC Trading Hardware Engineer YesterdaySaved Hybrid Chicago, IL, USA Mid level Mid levelFintech • Machine Learning • Software • Financial ServicesDesign and verify next-generation ASICs for latency-sensitive trading systems. Responsibilities include RTL development in SystemVerilog, verification and testing, debugging, integration, tooling and automation, and cross-team collaboration to meet performance and reliability goals.Top Skills: AsicBashC++Clock-Domain CrossingDebugging ToolsEthernetFpgaPmaPythonRtlSystemverilogUnit TestingVerification Frameworks
Create a free Caio profile to unlock more results and save your role and location preferences.
Unlock free search