Senior Signal Integrity Engineer
Indexed description
Graphcore Senior Signal Integrity Engineer 5 Hours AgoSaved Hybrid Austin, TX, USA Senior level Senior levelArtificial Intelligence • SemiconductorLead end-to-end signal integrity analysis and optimization for blade- and rack-level high-speed compute platforms. Perform SI/PI simulations and hands-on lab validation (VNA, TDR, BERT, oscilloscopes), correlate measurements with simulations, debug margin gaps, and collaborate with silicon, package, board, connector, cable, ODMs and vendors to improve I/O channel performance and produce technical validation reports.Top Skills: Ansys HfssBertCadence SigrityCstDdrEthernetHigh-Speed OscilloscopesI2CKeysight AdsMatlabPcie Gen4Pcie Gen5Pcie Gen6PythonS-ParametersSerdesSpiSpiceTdrVna
Create a free Caio profile to unlock more results and save your role and location preferences.
Unlock free search