Back to search
IR Search BV Linkedin · Posted 1mo ago

Vice President of Engineering

Aachen, North Rhine-Westphalia, Germany

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

About The Company: Our client is at the forefront of developing cutting-edge technology for Telecommunications, Space and Satellite, Radar and AR/VR markets.


About The role: We are seeking an experienced and visionary and still hands-on VP of Engineering to lead and scale our IC design and development teams. This executive position is ideal for a technically sharp and strategically minded leader with a strong background in digital, analog, and mixed-signal IC design, coupled with proven success in bringing silicon products to mass production. In this role, you will work in close cooperation with the CTO to shape the engineering roadmap, drive innovation, and guide the team through all stages of development—from architecture to tape-out and product launch.



Key Responsibilities

  • Define and own the engineering strategy and execution roadmap for our mixed-signal products.
  • Lead multidisciplinary teams across analog, digital, and mixed-signal domains (including architecture, design, layout, and verification).
  • Oversee the end-to-end IC product development lifecycle, including design, validation, tape-out, test, and production.
  • Drive technical decision-making in complex tradeoffs between performance, power, area, and cost.
  • Establish and maintain scalable engineering processes and best practices.
  • Collaborate closely with product management, operations, and customer teams to ensure successful delivery and deployment.
  • Represent engineering in front of customers, strategic partners, and executive stakeholders.



Qualifications

  • 15+ years of engineering experience in the semiconductor industry, with at least 5 years in executive or senior leadership roles.
  • Deep technical expertise in analog and digital circuit design, including strong mixed-signal IC experience.
  • Proven success in leading teams through multiple silicon tape-outs and volume production cycles.
  • Hands-on familiarity with EDA tools and methodologies across the IC design flow (Cadence, Synopsys, etc.).
  • Strong understanding of system-level integration, test methodologies, and post-silicon validation.
  • Track record of building, scaling, and retaining high-performing, geographically distributed engineering teams.
  • Experience in defining and managing budgets, timelines, and engineering metrics.
  • Excellent leadership, communication, and stakeholder management skills.
  • MSc or PhD in Electrical Engineering, Microelectronics, or a related field.




Interested?

Contact Anton van Rossum at +31-6-53-306-309 or [email protected].

Seize this opportunity and help build the future of technology!

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If the repetitive CV tweaking gets heavy, Daniel can help set up Caio Agent.
Ask about Agent