Back to search
FortifyIQ Himalayas · Posted 1mo ago

Senior Verification Engineer

Worldwide USD Full time

Senior Verification Engineering Hardware Engineering ASIC Verification
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

We’re looking for a Senior Verification Engineer to play a key role in verifying complex SoC and subsystem designs. You’ll work hands-on with design and architecture teams to ensure functionality, quality, and coverage goals are met across multiple projects.

Responsibilities

  • Analyze architectural specifications and define verification requirements.
  • Develop and maintain UVM-based verification environments.
  • Create detailed test plans and develop corresponding test cases.
  • Debug functional issues and contribute to root-cause analysis.
  • Collaborate closely with design and architecture teams to align milestones and quality metrics.

Qualifications

  • Bachelor’s or Master’s degree in EE, CS, or a related field.
  • 7–10+ years of experience in verification or similar roles.
  • Strong SystemVerilog and UVM expertise.
  • Familiarity with Linux and standard EDA tools.
  • Thorough understanding of the pre-silicon design and verification flow.
  • Excellent communication, documentation, and teamwork skills.

Preferred / Plus

  • Proven experience with coverage closure.
  • Background in debugging complex designs.
  • Strong analytical and problem-solving mindset.

Originally posted on Himalayas

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If CV tailoring and application tracking get heavy, Full Caio Agent adds a human specialist.
View Full Agent