Staff Software Engineer (R&D Engineering)
Indexed description
You Are:
You are an inventive and detail-oriented engineer with a passion for solving complex technical challenges at the intersection of hardware and software. Your deep understanding of object-oriented programming and data structures enables you to architect robust software systems that handle massive hardware designs with efficiency and precision. Collaboration is second nature to you; you build strong relationships with cross-functional teams, including hardware architects and performance engineers, to tackle intricate compilation and placement problems.
Your commitment to continuous improvement drives you to refine algorithms, flows, and infrastructure, ensuring that the ZeBu emulation platform stays at the forefront of industry innovation. You approach every challenge with curiosity, resilience, and a growth mindset, and are eager to shape the future of chip verification technology for leading semiconductor companies. If you are ready to make a tangible impact in a dynamic, innovation-driven environment, Synopsys offers you the opportunity to excel.
What You'll Be Doing:
- Design, implement, and optimize compilation algorithms for mapping large-scale processor hardware descriptions onto the ZeBu emulator
- Develop scalable solutions to handle multi-billion-gate designs within tight runtime and memory constraints
- Apply advanced problem-solving skills to debug complex compilation, placement, and performance issues
- Develop and maintain high-quality, modular, and extensible object-oriented software in C++
- Collaborate closely with hardware architects, performance engineers, and emulator platform teams to ensure seamless integration and performance
- Contribute to continuous improvement of compilation flows, algorithms, and infrastructure for enhanced efficiency and robustness
- Participate in code reviews, design discussions, and knowledge sharing sessions with the broader engineering community
- Enable leading semiconductor companies to verify next-generation processor designs before commercialization
- Drive performance and scalability improvements, reducing compile and placement times for massive hardware designs
- Advance state-of-the-art compilation technologies in emulation, directly shaping the future of chip verification
- 3-5 years of relevant experience
- Strong skills in problem solving and algorithmic thinking, with proven experience in tackling challenging technical problems
- Solid expertise in object-oriented programming (preferably C++)
- Deep understanding of data structures and algorithms, with the ability to design efficient and scalable solutions
- Experience working with complex systems and large codebases
- Strong analytical skills and meticulous attention to detail
- Exposure to performance optimization, memory efficiency, or parallel computing (preferred)
- Familiarity with hardware description languages (Verilog, SystemVerilog, VHDL) (preferred)
- Experience with emulation, FPGA, EDA tools, or large-scale system software (preferred)
- Collaborative team player who values diversity and inclusion
- Innovative thinker with a passion for continuous learning and improvement
- Resilient problem solver who thrives in fast-paced, challenge-driven environments
- Excellent communicator, able to articulate complex technical concepts clearly
- Detail-oriented, organized, and committed to high-quality deliverables
- Self-motivated and adaptable, with a growth mindset
Rewards and Benefits:
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
Create a free Caio profile to unlock the full index and keep your job-search signal for future recommendations.
Unlock free search