Back to search
IC Resources Linkedin · Posted 1mo ago

Senior Digital Verification Engineer

Paris, Paris, France

Linkedin
Continue to application Add your email once, then Caio opens the original posting.

Indexed description

Senior Digital Verification Engineer - Paris


A cutting-edge technology company operating at the forefront of AI and semiconductor hardware is seeking a Senior Digital Verification Engineer. This role is ideal for engineers who enjoy challenging verification work, collaborating across teams, and driving pre-silicon and post-silicon validation.


What the role involves

  • Design and implement verification plans and testbenches for advanced digital blocks and system-level designs
  • Develop reusable, scalable verification environments to support block-level and full-chip validation
  • Collaborate closely with architects, designers, and stakeholders to translate design specifications into actionable verification strategies
  • Execute simulations, protocol checks, and FPGA/ASIC bring-up testing to ensure functional integrity
  • Apply deep knowledge of processor architectures and high-speed interfaces, such as PCI Express, to validate design correctness
  • Contribute to coverage-driven and formal verification approaches to mitigate design risks and catch edge-case issues early


Skills and experience required

  • Degree in Electrical, Computer, or related Engineering field. Advanced degrees are a plus
  • Strong hands-on experience with digital verification languages and frameworks (e.g., SystemVerilog, UVM)
  • Proven experience verifying high-speed interfaces and processor cores in ASIC or FPGA environments
  • Familiarity with timing-aware simulations, coverage-driven methodologies, and post-silicon validation
  • Excellent analytical and communication skills to coordinate across multi-disciplinary teams
  • Proficiency in English; additional languages are advantageous


This is an opportunity to join our client’s team as a Senior Digital Verification Engineer, contributing to the verification of next-generation chip designs and helping drive innovation at the intersection of AI and semiconductors.


Email - [email protected]

Tel - 01189073075

LinkedIn - https://www.linkedin.com/in/jordan-browne-b4a08b20b/

Free. 20 seconds. No password. See every match in this search.

Create a free Caio profile to unlock more results and save your role and location preferences.

Unlock free search
Want help applying to roles like this? Search Caio for free. If CV tailoring and application tracking get heavy, Full Caio Agent adds a human specialist.
View Full Agent